The DC content in single-bit domain is both undesirable and hard to remove. In this paper we propose a single-bit multiplierless DC-blocker structure. The input is assumed to be sigma-delta modulated bitstream. This DC-blocker is designed using a delta modulator topology with a sigma-delta modulator (SDM) embedded in its feedback path. Its performance is investigated in terms of the overall signal-to-noise ratio, the effectiveness of DC removal, and the stability. The proposed structure is efficient for hardware realisation.
INTRODUCTION
Single-bit systems possess very attractive properties as compared to their multi-bit counterparts. The single-bit implementation produces relatively higher performance and lower hardware complexity. Several relevant previous works have studied and proposed different single-bit structures (e.g., [1] [2] [3] [4] [5] ). Unfortunately, the design in the single-bit domain has been suffering from two obstacles. First, there are still several unresolved problems such as the adaptivity and stability [6] . Second, the design itself is not straightforward as in multibit techniques. However, we do expect that, ultimately, these pitfalls would be tackled in no far future, and the single-bit or at least the short word-length signal processing (DSP) systems would become very popular [7] .
A DC component can be introduced upon a DC-free signal at various stages in the signal bitstream by analogto-digital conversion or by truncation in fixed-point systems. This DC bias is unwanted in DSP applications as it reduces the dynamic range of the system and can drive the system into saturation. Moreover, a DC-biased bitstream has a highly undesired impact on the performance of the singlebit system, as the DC content bears no information and enhances unwanted limit cycles (which may in turn affect system stability).
In this paper, we propose an efficient single-bit DCblocker that contains no multi-bit multiplier and would be very simple to be realised using direct hardware implementation or Field programmable gate arrays.
DESIGN AND ANALYSIS
A simple multi-bit DC-blocker can be seen in [8] . The transfer function of a traditional infinite precision IIR DCblocking filter is
The DC cancellation is due to the transfer function having zero at z = 1 (0 Hz). The pole at z = 1 − ζ adjusts the system bandwidth. Our objective is to design a structure that eliminates the DC content which is encoded in single-bit format along with a time-varying input signal. The design of single-bit systems is a nontrivial task. To characterise singlebit systems, it is common to look at both the signal transfer function (STF) and the noise transfer function (NTF) [3] . The STF describes how the modulator alters the original input signal spectrum, and for the DC blocking application, the STF must be a high-pass function. The NTF indicates how effectively the modulator shapes noise spectrum away from the band of interest [9] . The NTF is the main design task which determines the amount of baseband noise shaping performed by the modulator. In general, the NTF is designed to be one of two types: either a pure Mth-
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For either type, as the order M increases, more noise power moves to the unwanted frequency bands, while noise in the wanted frequency bands is reduced. Consequently, signal-to-quantisation-noise ratio (SQNR) in the band of interest is increased [3] . Figure 1 shows the proposed single-bit DC-blocking system. This structure is comprised basically of a deltamodulator structure having a first-order sigma-delta modulator embedded in its feedback loop. We denote the single-bit input by x(n), the bitstream output by y(n), the input to the signal path quantiser {P 1 (·)} by u(n), the feedback signal by s(n), and the input to the feedback path quantiser {P 2 (·)} by v(n). In this case y(n) and s(n) are given as follows:
We adopt the well-known linear system approximation approach [10] , in which the 1-bit quantisation process is represented by a unity-gain summing element, and the quantisation noise is modelled as an additive, white, and signalindependent noise source with variance σ 2 = Δ 2 /12 (Δ represents the quantisation step-size). Let q y (n) and q s (n) represent the quantisation noise of the quantisers P 1 (·) and P 2 (·), respectively. It is worth mentioning that the linear model approach is unable to explain many aspects of the SDM behaviour such as integrator spans, stability, limit cycles, and chaos [11] . Nonetheless, the linear approach provides a good approximation to the noise performance of 1-bit systems [12] . Now the transfer function H(z) of the system shown in Figure 1 can be represented as a linear combination of the signal transfer function STF(z) and the noise transfer function NTF(z), that is, H(z) = STF(z) + NTF(z). The ztransform of the output Y (z) can be described as follows:
where
with α and β are gain parameters. From (4) we have STF(z) = B(z)/D(z), whereas two separate noise-shaping functions are in effect:
. These noise-shaping functions will high-pass filter the quantisation noise processes Q s and Q y , respectively.
In order to remove the DC content from the input bitstream, the STF of the system should operate as a high-pass filter. Based on (4), Figure 2 depicts the theoretical frequency response curves of STF(e jΩ ) and NTF y (e jΩ ).
It is obvious from (4) that the system function, Y (z), contains two zeros z 1,2 and two poles p 1,2 as follows:
The above poles will take real values for β ≥ 2 √ α and form a conjugate pair when β < 2 √ α. The gain parameters α and β play an important role in characterising the performance of the DC-blocker through the control of pole-zero locations. Accordingly, their combination will specify the system bandwidth. However, it should be noted that for α = 0, the two poles occupy the locations of the two zeros, and hence cancel each other. For that α is the critical parameter in this regard, as its value determines how much the poles and zeros are separated.
Amin Z. Sadik et al. The performance of the proposed structure can be evaluated in terms of the overall signal-to-noise ratio (in the band of interest) plus the signal-to-quantisation-noise ratio, SNR ov . From (4), SNR ov can be calculated as [13, 14] 
where Ω B ∈ (0, π) denotes the normalised desired signal bandwidth (Ω = π corresponds to half the sampling rate, Ω s ) and G(e jΩ ) is given by Note that X(e jΩ ) represents the input bitstream spectrum, assumed to contain quantisation noise as a result of a previous SDM encoding process in addition to white Gaussian noise.
SIMULATION AND DISCUSSION
MATLAB is utilised to simulate the proposed structure. We denote by SNR ovi the overall input SNR. To meet the standard audio specifications, we suggest SNR ovi = 20 dB. To assess the performance of the DC-blocker, we define the parameter ρ = 10 log 10 (SNR ovo / SNR ovi ), where SNR ovo stands for the output SNR ov . The optimal values for the gain parameters α and β are specified in the sense of maximum attainable SNR ovo , that is, maximum ρ (or ρ m ). Figure 3 : The ratio ρ = SNR ovo / SNR ovi (in dB) versus the gain parameters α and β using 10-bit resolution.
Multi-bit Single-bit The degradation in SNR ovo can be removed by replacing the first-order SDM in the feedback path of the DCblocker with a higher-order one as shown in Figure 4 . Figure  5 depicts the improvement in ρ m when a second-order SDM stage is embedded in the proposed structure. In this case ρ m = 3.6 dB for α m = 0.0127 and β m = 0.0508, where significant improvement in the performance is achieved over the first-order SDM-based DC-blocker.
A comparison between the simulated frequency response curves of the DC-blocker for first-and second-order SDM stages for optimum ρ is depicted in Figure 6 . The dashed vertical lines indicate the desired signal band for OSR = 32.
In Figure 7 , the input and output spectra of the DCblocker with second-order SDM are shown. It is evident that the DC component in the input signal is removed. Moreover, an improvement in the SNR of more than 2 dB is obtained. The input is taken as A DC + A sin(ω o t) + n(t), where A DC = 0.5, A = 0.5, ω o = 8192π rad/s (chosen to be in the audio band), and n(t) is an additive white Gaussian noise (AWGN) process. Hence, the input signal contains a DC component that is twice in magnitude as the sinusoidal component. To meet the minimum requirement for audio applications, the overall signal-to-noise ratio (SNR ovi ) is made as 20 dB. Different input types have also been used in this test, including sawtooth, FM, and AM-FM signals. In all cases, the response curves are comparable to those shown for the sinusoidal input, as can be seen in Figure 8 for FM input. From hardware implementation viewpoint, the proposed DC-blocker is very simple, as it contains no multi-bit multipliers. The gain parameters α and β can be realised using simple digital scalers. For FPGA implementation, these two gains can be achieved by using two multiplexers, each of them multiplexes two fixed multi-bit numbers (that represent α and -α or β and -β), where the multiplexer output is dependent on the quantiser output as shown in Figure 9 . 
STABILITY
The proposed structure is a linear system except for the single-bit quantisers which are nonlinear elements. As mentioned earlier, using linear approximation is inadequate to model this system accurately. However, the linear model does reveal some valuable analytical results when using a low order (≤ 2) SDM stage in the feedback loop. The stability problem would be complicated when using a third-(or higher-) Figure 9 : Multiplication of a single-bit signal by a multi-bit constant. order SDM, as these high-order topologies are prone to the instability problem [15] . A detailed nonlinear stability analysis is beyond the scope of this paper, however, investigating the root-locus of the system would be useful to approximate its stability criteria.
Considering the system with first-order SDM as shown in Figure 1 with zeros and poles as given by (6) and (7), the parameter β determines the locations of one zero (z 2 ) and the two poles p 1,2 (noting that for α = 0, zeros and poles will cancel each other), while α controls the pole-zero separation in each pole-zero pair. Figure 10 can be used to clarify the root-locus behaviour of this system as follows when β = 0.8. Starting with α = 0, each pole will occupy (cancel) a zero, that is, p 1 = z 1 = 1 and p 2 = z 2 = 1 − β. The distance between these two initial poles is β. Let the mid point between the two initial poles be represented by p c , then p c = 0.5(p 1 + p 2 ) = 1−0.5β. As α increases, the two poles will travel horizontally in opposite directions on the real axis until they meet at p c when α = (0.5β) 2 . The point p c will remain as mid point between the two poles as they move. Further increase in α beyond (0.5β) 2 will drive the two poles to be a complex conjugate pair tracing a vertical line centered at p c (with the right pole moves upwards, while the other moves downwards). The intersection points between the unit circle and this vertical line will reveal the stability criteria of the system. Denoting the real axis as μ and the imaginary axis as ν, any intersection point satisfies the relation
Moreover, the poles in equation (7) will give
Now using (10) and (11), the following conditions for the complex conjugate poles can be reached:
while for real poles the following conditions are obtained:
which can be reduced to
The poles will exit the unit circle circumference if α > β. Figure 11 shows the pole-zero plot of the system shown in Figure 1 at the optimum operating point ρ = ρ m , with α = 0.0205 and β = 0.2705. From an LTI system viewpoint, this plot confirms that the designed DC-blocker is always stable. This is so because all poles are located within the unit circle in the z-domain. However, since our system is nonlinear, this condition from linear analysis is considered sufficient for stability but not necessary [16] . Simulation results confirm this claim.
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CONCLUSION
A single-bit multiplierless DC-blocker is proposed. The structure is comprised of a delta-modulator structure with a sigma-delta modulating (SDM) stage in its feedback loop. The proposed system is evaluated in terms of the overall SNR and the magnitude of DC attenuation. It is shown that using a second-order SDM improves the overall system SNR as compared to using a first-order one. However, using higherorder SDM (> 2) would complicate the stability issue as higher-order SDM topologies inherently suffer from instability problem. The role of the gain parameters is investigated and optimal performance has been reached assuming 10-bit resolution. Stability criteria have been derived. The system is examined using different types of signals. The proposed DCblocker is very efficient for FPGA hardware realisation.
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